


Deep SLAM Study

July 11, 2018
Dong-Won Shin

DNC architecture

- Differentiable attention mechanisms



Controller Network



- Basically, the controller network is deep LSTM architecture.

$$\text{Input gate } i_t^l = \sigma(W_i^l[\chi_t; \mathbf{h}_{t-1}^l; \mathbf{h}_t^{l-1}] + \mathbf{b}_i^l)$$

$$\text{Forget gate } f_t^l = \sigma(W_f^l[\chi_t; \mathbf{h}_{t-1}^l; \mathbf{h}_t^{l-1}] + \mathbf{b}_f^l)$$

$$\text{State (long-term memory) } s_t^l = f_t^l s_{t-1}^l + i_t^l \tanh(W_s^l[\chi_t; \mathbf{h}_{t-1}^l; \mathbf{h}_t^{l-1}] + \mathbf{b}_s^l)$$

$$\text{Output gate } o_t^l = \sigma(W_o^l[\chi_t; \mathbf{h}_{t-1}^l; \mathbf{h}_t^{l-1}] + \mathbf{b}_o^l)$$

$$\text{Hidden (short-term memory) } \mathbf{h}_t^l = o_t^l \tanh(s_t^l)$$

$$\text{Read vector } \mathbf{r}_{t-1}^1, \dots, \mathbf{r}_{t-1}^R \quad \text{from read heads at the previous time step}$$

$$\text{Interface vector } \boldsymbol{\xi}_t = W_{\xi}[\mathbf{h}_t^1; \dots; \mathbf{h}_t^L]$$

$$\text{Output vector } \mathbf{y}_t = \mathbf{v}_t + W_r[\mathbf{r}_t^1; \dots; \mathbf{r}_t^R], \text{ where } \mathbf{v}_t = W_y[\mathbf{h}_t^1; \dots; \mathbf{h}_t^L]$$

Interface Vector



- Interface parameters

$$\xi_t = \left[\mathbf{k}_t^{r,1}; \dots; \mathbf{k}_t^{r,R}; \hat{\beta}_t^{r,1}; \dots; \hat{\beta}_t^{r,R}; \mathbf{k}_t^w; \hat{\beta}_t^w; \hat{\mathbf{e}}_t; \mathbf{v}_t; \hat{f}_t^1; \dots; \hat{f}_t^R; \hat{g}_t^a; \hat{g}_t^w; \hat{\pi}_t^1; \dots; \hat{\pi}_t^R \right]$$

- R read keys $\{\mathbf{k}_t^{r,i} \in \mathbb{R}^W; 1 \leq i \leq R\}$;
- R read strengths $\{\beta_t^{r,i} = \text{oneplus}(\hat{\beta}_t^{r,i}) \in [1, \infty); 1 \leq i \leq R\}$;
- the write key $\mathbf{k}_t^w \in \mathbb{R}^W$;
- the write strength $\beta_t^w = \text{oneplus}(\hat{\beta}_t^w) \in [1, \infty)$;
- the erase vector $\mathbf{e}_t = \sigma(\hat{\mathbf{e}}_t) \in [0, 1]^W$;
- the write vector $\mathbf{v}_t \in \mathbb{R}^W$;
- R free gates $\{f_t^i = \sigma(\hat{f}_t^i) \in [0, 1]; 1 \leq i \leq R\}$;
- the allocation gate $g_t^a = \sigma(\hat{g}_t^a) \in [0, 1]$;
- the write gate $g_t^w = \sigma(\hat{g}_t^w) \in [0, 1]$; and
- R read modes $\{\pi_t^i = \text{softmax}(\hat{\pi}_t^i) \in \mathcal{S}_3; 1 \leq i \leq R\}$.

Reading and Writing to Memory



- Read operation

$$\mathbf{r}_t^i = \underbrace{M_t^\top}_{\text{memory}} \underbrace{\mathbf{w}_t^{\text{r},i}}_{\text{read weight}}$$

- Write operation

$$M_t = \underbrace{M_{t-1} \circ (E - \mathbf{w}_t^{\text{w}} \mathbf{e}_t^\top)}_{\text{erasing}} + \underbrace{\mathbf{w}_t^{\text{w}} \mathbf{v}_t^\top}_{\text{writing}}$$


From the interface vector

- the erase vector $\mathbf{e}_t = \sigma(\hat{\mathbf{e}}_t) \in [0,1]^W$;
- the write vector $\mathbf{v}_t \in \mathbb{R}^W$;

Memory Addressing

- To determine where to write
 - Combination of content-based addressing and dynamic memory allocation
- To determine where to read
 - Combination of content-based addressing and temporal memory linkage
- Content-based addressing

$$\mathcal{C}(M, \mathbf{k}, \beta)[i] = \frac{\exp\{\mathcal{D}(\mathbf{k}, M[i, \cdot])\beta\}}{\sum_j \exp\{\mathcal{D}(\mathbf{k}, M[j, \cdot])\beta\}}, \text{ where } \mathcal{D}(\mathbf{u}, \mathbf{v}) = \frac{\mathbf{u} \cdot \mathbf{v}}{|\mathbf{u}| |\mathbf{v}|}$$


 Lookup key Key strength

From the interface vector

- R read keys $\{\mathbf{k}_t^{r,i} \in \mathbb{R}^W; 1 \leq i \leq R\}$;
- R read strengths $\{\beta_t^{r,i} = \text{oneplus}(\hat{\beta}_t^{r,i}) \in [1, \infty); 1 \leq i \leq R\}$;
- the write key $\mathbf{k}_t^w \in \mathbb{R}^W$;
- the write strength $\beta_t^w = \text{oneplus}(\hat{\beta}_t^w) \in [1, \infty)$;

Memory Addressing



- Dynamic memory allocation

- To allow the controller to free and allocate memory as needed
- Retention vector: how much each location will not be freed by the free gates

$$\psi_t = \prod_{i=1}^R (1 - f_t^i \mathbf{w}_{t-1}^{r,i})$$

- Usage vector: which locations have been used so far

$$\mathbf{u}_t = (\mathbf{u}_{t-1} + \mathbf{w}_{t-1}^w - \mathbf{u}_{t-1} \circ \mathbf{w}_{t-1}^w) \circ \psi_t$$

- Allocation weighting: to provide new locations for writing

$$\mathbf{a}_t[\phi_t[j]] = (1 - \mathbf{u}_t[\phi_t[j]]) \prod_{i=1}^{j-1} \mathbf{u}_t[\phi_t[i]]$$

- Content weighting: from content-based addressing

$$\mathbf{c}_t^w = \mathcal{C}(M_{t-1}, \mathbf{k}_t^w, \beta_t^w)$$

- Write weighting

$$\mathbf{w}_t^w = g_t^w [g_t^a \mathbf{a}_t + (1 - g_t^a) \mathbf{c}_t^w]$$

From the interface vector

- R free gates $\{f_t^i = \sigma(\hat{f}_t^i) \in [0,1]; 1 \leq i \leq R\}$;
- the allocation gate $g_t^a = \sigma(\hat{g}_t^a) \in [0,1]$;
- the write gate $g_t^w = \sigma(\hat{g}_t^w) \in [0,1]$; and

Memory Addressing

- Temporal memory linkage
 - To keep track of consecutively modified memory locations
 - Precedence weighting
 - $p_t[i]$: the degree to which location i was the last one written to

$$p_0 = \mathbf{0}$$

$$p_t = \left(1 - \sum_i w_t^w[i]\right) p_{t-1} + w_t^w$$

- Link matrix
 - $L_t[i, j]$: the degree to which location i was the location written to after location j

$$L_0[i, j] = 0 \quad \forall i, j$$

$$L_t[i, i] = 0 \quad \forall i$$

$$L_t[i, j] = (1 - w_t^w[i] - w_t^w[j]) L_{t-1}[i, j] + w_t^w[i] p_{t-1}[j]$$

- Forward and backward weighting

$$f_t^i = L_t w_{t-1}^{r,i}$$

$$b_t^i = L_t^\top w_{t-1}^{r,i}$$

Memory Addressing



- Temporal memory linkage
 - Content weighting: from content-based addressing

$$\mathbf{c}_t^{r,i} = \mathcal{C}(M_t, \mathbf{k}_t^{r,i}, \beta_t^{r,i})$$

- Read weighting

$$\mathbf{w}_t^{r,i} = \pi_t^i[1]\mathbf{b}_t^i + \pi_t^i[2]\mathbf{c}_t^{r,i} + \pi_t^i[3]\mathbf{f}_t^i$$

From the interface vector

- R read modes $\{\pi_t^i = \text{softmax}(\hat{\pi}_t^i) \in \mathcal{S}_3; 1 \leq i \leq R\}$.
- R read keys $\{\mathbf{k}_t^{r,i} \in \mathbb{R}^W; 1 \leq i \leq R\}$;
- R read strengths $\{\beta_t^{r,i} = \text{oneplus}(\hat{\beta}_t^{r,i}) \in [1, \infty); 1 \leq i \leq R\}$;
- the write key $\mathbf{k}_t^w \in \mathbb{R}^W$;
- the write strength $\beta_t^w = \text{oneplus}(\hat{\beta}_t^w) \in [1, \infty)$;

Thank you